



# EEL4744

## Menu

- References:
  - > Serial Communication
- Asynchronous Data Communication
  - > Communication Terminology
  - > ASCII Communication Codes
  - > Serial Communication Principles
  - > XMEGA SCI Serial I/O Hardware
  - > XMEGA SCI Programming Example






See docs/examples on  
 web-site: `doc8331`, `ATxmega128A1Udef.inc`,  
 for `GCPU++`: `sci_inchar_outchar.asm`.  
Demo video (NOT on website):  
`SCI_Polling.asm`, `SCI_polling_Red.asm`



University of Florida, EEL 4744 – File 12  
 © Drs. Schwartz & Arroyo

1



# EEL4744

## Serial Communication







- **Serial Communication** is the process of sending one **bit at a time** over a **communication channel**
  - > As opposed to **parallel communication** (sending several bits at the same time)
- Some of the many types of serial communication and serial communication channels will be discussed

University of Florida, EEL 4744 – File 12  
 © Drs. Schwartz & Arroyo

2

**EEL4744**  
 UF ECE  
 EEL 4744C: µP Apps

## Communication Terminology

- Simplex Communication (one way)
 

- Duplex Communication
  - > Half-duplex
 

  - > Full-duplex
 


University of Florida, EEL 4744 – File 12  
 © Drs. Schwartz & Arroyo

3

**EEL4744**  
 UF ECE  
 EEL 4744C: µP Apps

## ASCII Communication Codes

- ASCII (**A**merican **S**tandard **C**ommittee for **I**nformation **I**nterchange) codes (see [asciitable.com](http://asciitable.com))
- Error Detection
  - > Parity bits
  - > Parity algorithms
 

	[Example]	A	C
	7-bit ASCII →	100 0001	100 0011
» Even parity	→	0100 0001	1100 0011
» Odd parity	→	1100 0001	0100 0011
» Mark parity	→	1100 0001	1100 0011
» Space parity	→	0100 0001	0100 0011

University of Florida, EEL 4744 – File 12  
 © Drs. Schwartz & Arroyo

4



EEL4744

# ASCII Table (from Wikipedia)

Bits					Column	0	0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 1 0	1 1 1
b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	Row	0	1	2	3	4	5	6	7	
0	0	0	0	0	0	NUL	DLE	SP	0	@	P	`	p	
0	0	0	1	1	1	SOH	DC1	!	1	A	Q	a	q	
0	0	1	0	2	2	STX	DC2	"	2	B	R	b	r	
0	0	1	1	3	3	ETX	DC3	#	3	C	S	c	s	
0	1	0	0	4	4	EOT	DC4	\$	4	D	T	d	t	
0	1	0	1	5	5	ENQ	NAK	%	5	E	U	e	u	
0	1	1	0	6	6	ACK	SYN	&	6	F	V	f	v	
0	1	1	1	7	7	BEL	ETB	'	7	G	W	g	w	
1	0	0	0	8	8	BS	CAN	(	8	H	X	h	x	
1	0	0	1	9	9	HT	EM	)	9	I	Y	i	y	
1	0	1	0	10	10	LF	SUB	*	:	J	Z	j	z	
1	0	1	1	11	11	VT	ESC	+	;	K	[	k	{	
1	1	0	0	12	12	FF	FC	,	<	L	\	l		
1	1	0	1	13	13	CR	GS	-	=	M	]	m	}	
1	1	1	0	14	14	SO	RS	.	>	N	^	n	~	
1	1	1	1	15	15	SI	US	/	?	O	_	o	DEL	

5



EEL4744

# Serial Communication Principles


- Serial Signals
  - >20mA current loop
    - Use solenoid. (Ex: Teletype machine)
    - It has greater immunity to interference from electrical noise than some voltage-level signal systems
    - Logical 1 (20mA of current)
    - Logical 0 (no current)
  - >RS-232 (EIA-232)
    - Signal level: High (+3 ~ +25VDC) & Low (-3 ~ -25VDC)
    - Using large nonzero voltages for each level provides better immunity to electrical interference
    - Logical 0 (**positive** voltage)
    - Logical 1 (**negative** voltage)

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

6

6


## RS232C Interface




Code	Description	
1	DCD	Data carrier detect
6	DSR	Data set ready
2	RD	Receive data line
7	RST	Request to send
3	TD	Transmit data line
8	CTS	Clear to send
4	DTR	Data terminal ready
9	RI	Ring indicator

DB25 Pin	Description
1	Frame Ground/Shield
2	Transmit Data
3	Receive Data
4	Request To Send
5	Clear To Send
6	Data Set Ready
7	Signal Ground
8	Data Carrier Detect
9	Positive Test Voltage
10	Negative Test Voltage
11	Not Assigned
12	Secondary DCD
13	Secondary CTS
14	Secondary Tx/D
15	DCE Transmit Clock
16	Secondary Rx/D
17	Receive Clock
18	Local Loopback
19	Secondary RTS
20	Data Terminal Ready
21	Signal Quality
22	Ring Indicator
23	Speed Selector DTE
24	Speed Selector DCE
25	Test Mode

- DTE: Data Terminal Equipment
- DCE: Data Communication Equipment




7




EEL 4744C: uP Apps

## Serial Communication Principles


- Serial Signal Format
  - > Start bit: Space
  - > 8 data bits, LSB first
  - > Stop bit: Mark
  - > Idle: Mark
- Baud Rate:  $\sim \text{Hz} = \text{bits/sec} = f$ 
  - > Bit time,  $T = 1/f$
  - ex: 300Hz  $\Rightarrow 1/300$  sec/bit



Telegraph Key  
<https://youtu.be/BbTo0na6NPw>



Player Piano  
<https://youtu.be/aseMAEctMJs>  
<https://youtu.be/hpOISMxIybw>  
<https://youtu.be/ZrNQUZkKTg>



One character requires 10-bit times

8

**EEL4744**  
Serial Data Operation

The diagram illustrates the serial data operation. At the top, two microprocessors ( $\mu P 1$  and  $\mu P 2$ ) are connected to two modems. A yellow arrow labeled "Channel" points from the modems to a waveform below. The waveform shows a digital signal with bits 0, 1, 0, 0, 1. Below the digital signal, an analog waveform is shown with carrier frequencies  $F_0$  and  $F_1$ . A speaker icon is also present.

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

9


**EEL4744**  
Serial Data Communication

The diagram shows the serial data communication setup. On the left,  $\mu P 1$  is connected to a USART. Bidirectional arrows indicate the flow of Address, Data, and Control signals between  $\mu P 1$  and the USART. A dashed arrow labeled "EIA232 or RS323" connects the USART to a Modem. This Modem is connected to another Modem, which is in turn connected to a USART on the right. This USART is connected to  $\mu P 2$ , with bidirectional arrows for Address, Data, and Control signals. Two "Serial Device" blocks are shown, each connected to a Modem via dashed arrows.

$\mu P = \text{Microprocessor}$

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

10



## EEL4744


# Serial Communication Principles

- UART (**U**niversal **A**synchronous **R**eceiver **T**ransmitter) hardware
  - > **USART** = Universal Synchronous/Asynchronous Receiver Transmitter
- Serial Errors
  - > Timing errors
  - > Framing errors
  - > Overrun errors

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

11


11



## EEL4744

# Synchronous Data Underflow

[Doty: 300]




— Rx clock desired sample time  
..... Rx clock sample time

Extra Bit  
Error

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo


12

12



### EEL4744

## Synchronous Data Overflow [Doty: 301]



Time →

Receiver Data: 0 1 1 0 1 0 0 1

Receiver Clock Too Slow: (slower than data rate)

Receiver Interpretation: 0 1 1 0 1 0 0 1

Rx clock desired sample time (dashed blue line)


Rx clock sample time (dotted green line)

Dropped Bit

Error Due to Dropped Bit

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo


13



### EEL4744

## Serial Communication Principles

- Serial Transmission Rate
  - > Bit rate (or Baud rate) = rate in bits per second
  - > Waveform distortion
- Receiver Wake-up
  - > Messages
  - > Purpose of wake-up
  - > Wake-up triggering



Transmitter

Receiver #1

Receiver #2

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

14



EEL4744

# SCI: (Asynchronous) Serial Communications Interface


- Most microprocessors have at least one SCI
  - > Full-duplex two-wire asynchronous serial port (UART)
  - > Receiver and transmitter are independent, i.e., can run simultaneously

15




EEL4744

# SCI Transmitter Block Diagram



16






17

**EEL4744** **Your XMEGA UARTs (SCI)**

- Each of 4 ports (C-F) has two UARTs for a total of **8 asynchronous serial ports**
  - > Search for **USART** in the include file
    - Synchronous serial communication (the “S” in USART) in most microcontrollers (including the XMEGA) is called **SPI** (synchronous peripheral interface)
      - We will talk about SPI later in the semester
      - Our XMEGA has **4 SPI ports**, one on each of Ports C-F

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

18



19


**EEL4744**  
**XMEGA Baud Rate Generation**

- The clock generator includes a **fractional** baud rate generator that is able to generate a wide range of USART baud rates from any system clock frequencies
- Can use baud rate generator **OR** an external transfer clock pin
  - > External transfer clock is **ONLY** used in synchronous mode

University of Florida, EEL 4744 – File 12  
 © Drs. Schwartz & Arroyo

20

**EEL4744 XMEGA Baud Rate Generation**



See doc8331, Figure 23-2

- Notice that the receiver clock is **16 times faster** than the transmitter clock
- Baud rate is transfer rate in bits per second (bps)

**EEL4744 XMEGA Baud Rate Generation**

See doc8331, Section 23.3.1

- $f_{BAUD}$  is determined by the period setting (BSEL), a scale setting (BSCALE), and the peripheral clock frequency ( $f_{PER}$ )
  - > By default,  $f_{PER} = 2\text{MHz}$  for the uPAD's XMEGA
  - > BSEL set between 0 and 4095
  - > BSCALE (optional scaling) set between -7 & +7
  - BSCALE  $\uparrow$  or  $\downarrow$  baud rate slightly for fractional baud rate scaling
  - > Asynchronous normal speed mode (CLK2X = 0) below

$f_{PER} = 2\text{MHz}$

**Baud Rate Calculator:**  
[https://ml.ufl.edu/4744/software/xmega\\_uart\\_baud\\_calc.xlsx](https://ml.ufl.edu/4744/software/xmega_uart_baud_calc.xlsx)

$BSCALE \geq 0$

$f_{BAUD} \leq \frac{f_{PER}}{16}$


$BSCALE < 0$

$$f_{BAUD} = \frac{f_{PER}}{2^{BSCALE} \cdot 16 \cdot (BSEL + 1)}$$

$$f_{BAUD} = \frac{f_{PER}}{16 \cdot [(2^{BSCALE} \cdot BSEL) + 1]}$$

$$BSEL = \frac{f_{PER}}{2^{BSCALE} \cdot 16 \cdot f_{BAUD}} - 1$$

$$BSEL = \frac{1}{2^{BSCALE}} \left( \frac{f_{PER}}{16 \cdot f_{BAUD}} - 1 \right)$$



## EEL4744


# XMEGA Baud Rate Calculations

See doc8331, Table 23-1

Operating mode	Conditions	Baud rate <sup>(1)</sup> calculation	BSEL value calculation
Asynchronous normal speed mode (CLK2X = 0)	BSCALE ≥ 0 $f_{BAUD} \leq \frac{f_{PER}}{16}$	$f_{BAUD} = \frac{f_{PER}}{2^{BSCALE} \cdot 16(BSEL + 1)}$	$BSEL = \frac{f_{PER}}{2^{BSCALE} \cdot 16f_{BAUD}} - 1$
	BSCALE < 0 $f_{BAUD} \leq \frac{f_{PER}}{16}$	$f_{BAUD} = \frac{f_{PER}}{16(2^{BSCALE} \cdot BSEL + 1)}$	$BSEL = \frac{1}{2^{BSCALE}} \left( \frac{f_{PER}}{16f_{BAUD}} - 1 \right)$
Asynchronous double speed mode (CLK2X = 1)	BSCALE ≥ 0 $f_{BAUD} \leq \frac{f_{PER}}{8}$	$f_{BAUD} = \frac{f_{PER}}{2^{BSCALE} \cdot 8 \cdot (BSEL + 1)}$	$BSEL = \frac{f_{PER}}{2^{BSCALE} \cdot 8f_{BAUD}} - 1$
	BSCALE < 0 $f_{BAUD} \leq \frac{f_{PER}}{8}$	$f_{BAUD} = \frac{f_{PER}}{8(2^{BSCALE} \cdot BSEL + 1)}$	$BSEL = \frac{1}{2^{BSCALE}} \left( \frac{f_{PER}}{8f_{BAUD}} - 1 \right)$
Synchronous and master SPI mode	$f_{BAUD} < \frac{f_{PER}}{2}$	$f_{BAUD} = \frac{f_{PER}}{2 \cdot (BSEL + 1)}$	$BSEL = \frac{f_{PER}}{2f_{BAUD}} - 1$

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 23


23



## EEL4744

# XMEGA Frame Formats

- A serial frame consists of one character of data bits with synchronization bits (start and stop bits) and an optional parity bit for error checking
  - > 1 start bit
  - > 5, 6, 7, 8, or 9 data bits
  - > None, even, or odd parity bit
  - > 1 or 2 stop bits



The diagram shows a serial frame structure: (IDLE) -> St -> 0 -> 1 -> 2 -> 3 -> 4 -> [5] -> [6] -> [7] -> [8] -> [P] -> Sp1 -> [Sp2] -> (St / IDLE). A bracket above the frame indicates its total duration.

**St** : Start bit, always low.

**(n)** : Data bits (0 to 8). See doc8331, Figure 23-5


**P** : Parity bit, may be odd or even.

**Sp** : Stop bit, always high.

**IDLE** : No transfers on the communication line (RxD or TxD). The IDLE state is always high.

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 24

24




**EEL4744** **XMEGA USART Initialization**

See doc8331, Section 23.5

- For UART (SCI) initialization, you must do the following:
  1. Set the TxD pin high (and optionally set the XCK pin low)
  2. Set the TxD pin (and optionally the XCK pin) as output
    - Set the appropriate port's **data direction** register
  3. Set the baud rate (**BAUDCTRA** & **BAUDCTRB**)
  4. Set the frame format and mode of operation (**CTRLC**)
    - Enables XCK pin output in synchronous mode
  5. Enable the transmitter or the receiver, depending on the usage (**CTRLB**)
  6. For interrupt-driven USART operation, enable the appropriate local interrupt bits (**CTRLA**)
  7. For interrupt-driven USART operation, global interrupts should be disabled during the initialization and then enabled prior to use

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

25



**EEL4744** **XMEGA DATA - Data Register**

See doc8331, Section 23.15.1


- The USART transmit data buffer register (**TXB**) and USART receive data buffer register (**RXB**) share the same I/O address and is referred to as USART data register (**DATA**)
- The TXB register is the destination for data written to the DATA register location
- Reading the DATA register location returns the contents of the RXB register

**USART<sub>p#</sub>\_DATA (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x00	RXB[[7:0]]							
	TXB[[7:0]]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

26




## EEL4744

# XMEGA SCI

## Double-buffering


- SCI Data Register, **USART<sub>p#</sub>\_DATA** (p=C-F, #=0-1)
  - > Double buffered SCI receiver and transmitter hardware



University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

27

27



## EEL4744

# XMEGA STATUS -

## Status Register

See doc8331, Section 23.15.1

- The transmit buffer can be written only when **DREIF** (Data Register Empty Flag) in the STATUS register is set

See doc8331, Section 23.15.2


### USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x01	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	-	RXB8
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

28

28



**EEL4744 XMEGA STATUS – Status Register - RXCIF**

See doc8331, Section 23.15.2


- **Bit 7 – RXCIF: Receive Complete Interrupt Flag**
  - > Set when there are unread data in the receive buffer
  - > Cleared when the receive buffer is empty
  - > When the receiver is disabled, the receive buffer will be flushed, and consequently RXCIF will become zero
  - > When receiver interrupts are used, the receive complete interrupt service routine must read the received data from **DATA** in order to clear **RXCIF**
    - If not, a new interrupt will occur directly after the return from the current interrupt
    - This flag can also be cleared by writing one to it

**USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x01	<b>RXCIF</b>	<b>TXCIF</b>	<b>DREIF</b>	<b>FERR</b>	<b>BUFOVF</b>	<b>PERR</b>	–	<b>RXB8</b>
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

© Drs. Schwartz & Arroyo 29

29



**EEL4744 XMEGA STATUS – Status Register - TXCIF**

See doc8331, Section 23.15.2


- **Bit 6 – TXCIF: Transmit Complete Interrupt Flag**
  - > This flag is set when the entire frame in the transmit shift register has been shifted out and there are no new data in the transmit buffer (**DATA**)
  - > **TXCIF** is automatically cleared when the transmit complete interrupt vector is executed
    - This flag can also be cleared by writing one to it

**USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x01	<b>RXCIF</b>	<b>TXCIF</b>	<b>DREIF</b>	<b>FERR</b>	<b>BUFOVF</b>	<b>PERR</b>	–	<b>RXB8</b>
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

© Drs. Schwartz & Arroyo 30

30



## EEL 4744 XMEGA STATUS – Status Register - DREIF


See doc8331, Section 23.15.2

- **Bit 5 – DREIF: Data Register Empty Flag**
  - > Indicates whether the transmit buffer (**DATA**) is ready to receive new data
    - 1 when the transmit buffer is empty
    - 0 when the transmit buffer contains data to be transmitted that has not yet been moved into the shift register
    - **DREIF** is set after a reset to indicate that the transmitter is ready
  - > **DREIF** is cleared by writing to **DATA**
  - > When transmit interrupts are used, the data register empty interrupt service routine must either write new data to **DATA** to clear **DREIF** or disable the data register empty interrupt
    - If not, a new interrupt will occur directly after the return from the current interrupt

### USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x01	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	–	RXB8
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

31



## EEL 4744 XMEGA STATUS – Status Register - FERR

See doc8331, Section 23.15.2


- **Bit 4 – FERR: Frame Error**
  - > The **FERR** flag indicates the state of the first stop bit of the next readable frame stored in the receive buffer
  - > Bit is set if the received character had a frame error, i.e., the first stop bit was zero
  - > Bit is cleared when the stop bit of the received data is one
  - > FERR is not affected by setting the number of stop bits used, as it always uses only the first stop bit
  - > This bit is valid until the receive buffer (**DATA**) is read

### USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x01	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	–	RXB8
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

32





**EEL4744**      **XMEGA STATUS – Status Register - FERR**

See doc8331, Section 23.15.2


- **Bit 3 – BUFOVF: Buffer Overflow**
  - > Indicates data loss due to a receiver buffer full condition
  - > Set if a buffer overflow condition is detected
  - > A buffer overflow occurs when the receive buffer is full (two characters) with a new character waiting in the receive shift register and a new start bit is detected
  - > Flag is valid until the receive buffer (**DATA**) is read

**USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x01	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	–	RXB8
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

© Drs. Schwartz & Arroyo 33

33



**EEL4744**      **XMEGA STATUS – Status Register – PERR & RXB8**

See doc8331, Section 23.15.2


- **Bit 2 – PERR: Parity Error**
  - > If parity checking is enabled and the next character in the receive buffer has a parity error, this flag is set
  - > If parity check is not enabled, this flag will always be read as zero
  - > This bit is valid until the receive buffer (**DATA**) is read
- **Bit 0 – RXB8: Receive Bit 8**
  - > RXB8 is the ninth data bit when operating with serial frames with nine data bits
  - > When used, this bit must be read before reading the low bits from **DATA**

**USART<sub>p#</sub>\_STATUS register (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x01	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	–	RXB8
Read/Write	R	R/W	R	R	R	R	R	R/W
Initial Value	0	0	1	0	0	0	0	0

© Drs. Schwartz & Arroyo 34

34



## EEL4744 XMEGA CTRLA - Control Register A

See doc8331, Section 23.15.3

- **RXCINTLVL[1:0]: Receive Complete Interrupt Level**
  - > Enable the receive complete interrupt and select the interrupt level
    - The enabled interrupt will be triggered when the **RXCIF** flag in the **STATUS** register is set


Interrupt Level Configuration	Group Configuration	Description
00	Off	Interrupt disabled
01	Lo	Low-level interrupt
10	Med	Mid-level interrupt
11	Hi	High-level interrupt

USART<sub>p#</sub>\_CTRLA (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x03	–	–	RXCINTLVL[1:0]		TXCINTLVL[1:0]		DREINTLVL[1:0]	
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 35

35



## EEL4744 XMEGA CTRLA - Control Register A

See doc8331, Section 23.15.3

- **TXCINTLVL[1:0]: Transmit Complete Interrupt Level**
  - > Enable the transmit complete interrupt and select the interrupt level
    - The enabled interrupt will be triggered when the **TXCIF** flag in the **STATUS** register is set


Interrupt Level Configuration	Group Configuration	Description
00	Off	Interrupt disabled
01	Lo	Low-level interrupt
10	Med	Mid-level interrupt
11	Hi	High-level interrupt

USART<sub>p#</sub>\_CTRLA (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x03	–	–	RXCINTLVL[1:0]		TXCINTLVL[1:0]		DREINTLVL[1:0]	
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 36

36



## EEL4744 XMEGA CTRLA - Control Register A

See doc8331, Section 23.15.3

- **DREINTLVL[1:0]: Data Register Empty Interrupt Level**
  - > Enable the data register empty interrupt and select the interrupt level
    - The enabled interrupt will be triggered when the **DREIF** flag in the **STATUS** register is set


Interrupt Level Configuration	Group Configuration	Description
00	Off	Interrupt disabled
01	Lo	Low-level interrupt
10	Med	Mid-level interrupt
11	Hi	High-level interrupt

### USARTp#\_CTRLA (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x03	-		RXCINTLVL[1:0]		TXCINTLVL[1:0]		DREINTLVL[1:0]	
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

37



## EEL4744 XMEGA CTRLB - Control Register B

See doc8331, Section 23.15.4


- **RXEN: Receiver Enable**
  - > Setting this bit enables the USART receiver
    - When enabled, the receiver will override normal port operation for the Rx pin
  - > Disabling the receiver will flush the receive buffer, invalidating the FERR, BUFOVF, and PERR flags

### USARTp#\_CTRLB (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x04	-		RXEN		TXEN	CLK2X	MPCM	TXB8
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

38



**EEL4744** **XMEGA CTRLB - Control Register B**

See doc8331, Section 23.15.4


- **TXEN: Transmitter Enable**
  - > Setting this bit enables the USART transmitter
    - The transmitter will override normal port operation for the TxD pin, when enabled
    - Disabling the transmitter (TXEN=0) will not become effective until ongoing and pending transmissions are completed, i.e., when the transmit shift register and transmit buffer register do not contain data to be transmitted
    - When disabled, the transmitter will no longer override the TxD port

**USARTp#\_CTRLB (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x04	-	-	-	RXEN	TXEN	CLK2X	MPCM	TXB8
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

© Drs. Schwartz & Arroyo 39

39



**EEL4744** **XMEGA CTRLB - Control Register B**

See doc8331, Section 23.15.4


- **TXB8: Transmit Bit 8**
  - > TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits
  - > When used, this bit must be written before writing the low bits to DATA

**USARTp#\_CTRLB (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x04	-	-	-	RXEN	TXEN	CLK2X	MPCM	TXB8
Read/Write	R	R	R	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

© Drs. Schwartz & Arroyo 40

40



## EEL4744 XMEGA CTRLC - Control Register C

See doc8331, Section 23.15.5

**• CMODE[1:0]: Communication Mode**

> These bits select the mode of operation of the USART


CMODE[1:0]	Group Configuration	Mode
00	Asynchronous	Asynchronous USART
01	Synchronous	Synchronous USART
10	IRCOM	IRCOM
11	MSPI	Master SPI

**USART<sub>p#</sub>\_ CTRLC (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x05	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
+0x05 <sup>(1)</sup>	CMODE[1:0]					UDORD	UCPHA	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	1	1
	0	0	0	0	0	1	1	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 41

41



## EEL4744 XMEGA CTRLC - Control Register C

See doc8331, Section 23.15.5

**• PMODE[1:0]: Parity Mode**

> These bits enable and set the type of parity generation

> When enabled, the transmitter will automatically generate and send the parity of the transmitted data bits

> The receiver will generate a parity value for the incoming data and compare it to the PMODE setting,


– If a mismatch is detected, the PERR flag in STATUS will be set

**USART<sub>p#</sub>\_ CTRLC (p=C-F, #=0-1)**

Bit	7	6	5	4	3	2	1	0
+0x05	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	1	1
	0	0	0	0	0	1	1	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 42

42



## EEL4744 XMEGA CTRLC - Control Register C

See doc8331, Section 23.15.5

• **PMODE[1:0]: Parity Mode**


PMODE[1:0]	Group Configuration	Mode
00	Disabled	Disabled
01	---	---
10	Even	Enabled, even parity
11	Odd	Enabled, odd parity

USART<sub>p#</sub>\_CTRLC (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x05	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	1	1
	0	0	0	0	0	1	1	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

43



## EEL4744 XMEGA CTRLC - Control Register C

See doc8331, Section 23.15.5

• **SBMODE: Stop Bit Mode**

- > This bit selects the number of stop bits to be inserted by the transmitter
- > The receiver ignores this setting


SBODE [1:0]	Stop Bit(s)
0	1
1	2

USART<sub>p#</sub>\_CTRLC (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x05	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	1	1
	0	0	0	0	0	1	1	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

44



## EEL4744 XMEGA CTRLC - Control Register C

See doc8331, Section 23.15.5

- **CHSIZE[2:0]: Character Size**
  - > The CHSIZE[2:0] bits set the number of data bits in a frame
  - > The receiver and transmitter use the same setting


CHSIZE[2:0]	Group Configuration	Character size
000	5BIT	5-bit
001	6BIT	6-bit
010	7BIT	7-bit
011	8BIT	8-bit
100-110	---	---
111	9BIT	9-bit

USART<sub>p#</sub>\_CTRLC (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x05	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	1	1
	0	0	0	0	0	1	1	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 45

45



## EEL4744 XMEGA BAUDCTRLA - Baud Rate register A

See doc8331, Section 23.15.6


- **BSEL[7:0]: Baud Rate bits**
  - > These are the lower 8 bits of the 12-bit BSEL value used for USART baud rate setting
    - BAUDCTRLB contains the four most-significant bits
  - > Ongoing transmissions by the transmitter and receiver will be corrupted if the baud rate is changed
  - > Writing BSEL will trigger an immediate update of the baud rate prescaler

USART<sub>p#</sub>\_BAUDCTRLA (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x06	BSEL[7:0]							
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo 46

46



## EEL4744 XMEGA BAUDCTRLB

See doc8331, Section 23.15.6

### - Baud Rate register B


- **BSCALE[3:0]: Baud Rate Scale factor**
  - > These bits select the baud rate generator scale factor
  - > The scale factor is in two's complement form -7 to +7
- **BSEL[11:8]: Baud Rate bits**
  - > These are the upper 4 bits of the 12-bit value used for baud rate
    - BAUDCTRLA contains the eight least-significant bits
  - > Ongoing transmissions by the transmitter and receiver will be corrupted if the baud rate is changed
  - > Writing BAUDCTRLA will trigger an immediate update of the baud rate prescaler

### USART<sub>p#</sub>\_BAUDCTRLB (p=C-F, #=0-1)

Bit	7	6	5	4	3	2	1	0
+0x07	BSCALE[3:0]				BSEL[11:8]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

© Drs. Schwartz & Arroyo 47

47



## EEL4744 XMEGA USART Register Summary & Interrupt Vectors

See doc8331, Section 23.16, 23.17


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DATA	DATA[7:0]							
STATUS	RXCIF	TXCIF	DREIF	FERR	BUFOVF	PERR	–	RXB8
Reserved	–	–	–	–	–	–	–	–
CTRLA	–	–	RXCINTLVL[1:0]		TXCINTLVL[1:0]		DREINTLVL[1:0]	
CTRLB	–	–	–	RXEN	TXEN	CLKZX	MPCM	TXB8
CTRLC	CMODE[1:0]		PMODE[1:0]		SBMODE	CHSIZE[2:0]		
BAUDCTRLA	BSEL[7:0]							
BAUDCTRLB	BSCALE[3:0]				BSEL[11:8]			

Offset	Source	Interrupt description
0x00	RXC_vect	USART receive complete interrupt vector
0x02	DRE_vect	USART data register empty interrupt vector
0x04	TXC_vect	USART transmit complete interrupt vector

© Drs. Schwartz & Arroyo 48

48





## EEL4744 XMEGA: SCI (USART) Interrupt Vectors (Ports C-F)


```

; USARTC0 interrupt vectors
.equ USARTC0_RXC_vect = 50 ; Reception Complete Interrupt
.equ USARTC0_DRE_vect = 52 ; Data Register Empty Interrupt
.equ USARTC0_TXC_vect = 54 ; Transmission Complete Interrupt

; USARTC1 interrupt vectors
.equ USARTC1_RXC_vect = 56 ; Reception Complete Interrupt
.equ USARTC1_DRE_vect = 58 ; Data Register Empty Interrupt
.equ USARTC1_TXC_vect = 60 ; Transmission Complete Interrupt

; USARTF0 interrupt vectors
.equ USARTF0_RXC_vect = 238 ; Reception Complete Interrupt
.equ USARTF0_DRE_vect = 240 ; Data Register Empty Interrupt
.equ USARTF0_TXC_vect = 242 ; Transmission Complete Interrupt

; USARTF1 interrupt vectors
.equ USARTF1_RXC_vect = 244 ; Reception Complete Interrupt
.equ USARTF1_DRE_vect = 246 ; Data Register Empty Interrupt
.equ USARTF1_TXC_vect = 248 ; Transmission Complete Interrupt
    
```




ATxmega128A1Udef.inc

**Similar for  
ports D & E**

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

49

49



## EEL4744 XMEGA SCI Tx/Rx Pins

See doc8385, Table 33-3  
See also Tables 33-4 – 33-7


**Table 33-3. Port C - alternate functions.**

PORT C	PIN#	INTERRUPT	TCC0 <sup>(1)(2)</sup>	AWEXC	TCC1	USARTC0 <sup>(3)</sup>	USARTC1
GND	13						
VCC	14						
PC0	15	SYNC	OC0A	$\overline{OC0ALS}$			
PC1	16	SYNC	OC0B	OC0AHS		XCK0	
PC2	17	SYNC/ASYNC	OC0C	$\overline{OC0BLS}$		RXD0	
PC3	18	SYNC	OC0D	OC0BHS		TXD0	
PC4	19	SYNC		$\overline{OC0CLS}$	OC1A		
PC5	20	SYNC		OC0CHS	OC1B		XCK1
PC6	21	SYNC		$\overline{OC0DLS}$			RXD1
PC7	22	SYNC		OC0DHS			TXD1

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

50


50



## EEL4744

# XMEGA SCI Example

- Not on examples web page (but in provided video)



sci\_polling.asm

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

51



## EEL4744 Universal Serial Bus (USB)



- USB is a serial bus standard to interface devices.
- See Wikipedia for more info  
> <http://en.wikipedia.org/wiki/Usb>



USB Series A plug



Mini-A plug (left),  
Mini-B plug (right)



Micro-B plug



Type A plug and receptacle




USB Type A (left) and B (right) connectors

Pin	Function
1	V <sub>BUS</sub> (4.75-5.25V)
2	D-
3	D+
4	GND
Shell	Shield

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo


52




## EEL4744

# USB 3.0

- **USB 3.0**
  - > The USB 3.0 plug also accepts old Micro-B plugs
- The USB-C is a connector shape, not a tech standard
  - > It 24 pins and can be connected in either orientation (unlike the prior standards)
  - > Used for transmitting **both data and power** on a single cable.
  - > Connector is **flippable!**



USB 3.0 Micro-B plug




USB Series C plug

USB-C used for Thunderbolt 3 and 4

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

53



## EEL4744

# USB Info

- USB signals are transmitted on a twisted pair of data cables, labeled D+ and D-.
  - > These collectively use half-duplex differential signaling to combat the effects of electromagnetic noise on longer lines.
  - > D+ and D- usually operate together; they are not separate simplex connections.
  - > Transmitted signal levels are 0 to 0.3V for low and 2.8V to 3.6V for high.
  - > **USB 1.0 speed is 12 Mb/s**
  - > **USB 2.0 speed is 480 Mb/s**
  - > **USB 3.0 speed is up to 4800 Mb/s**

Thunderbolt 3 and 4 up to 40 Gb/s

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

54



# EEL4744 USB to UART Bridge from FTDI (not on $\mu$ PAD)

- The FT232RL is a USB 2.0 to UART Bridge from FTDI (<http://www.ftdichip.com/>). This chip is capable of taking full-speed data (12Mbps) from a USB cable and converting it into serial format using its internal UART.
  - >The UART has an internal clock and can provide baud rates up to 1 Mbit/s.
  - >The FTDI part's data sheet can be found at
    - [http://mil.ufl.edu/4744/docs/DS\\_FT232R.pdf](http://mil.ufl.edu/4744/docs/DS_FT232R.pdf)
    - Also see [http://mil.ufl.edu/4744/docs/FTDI\\_USB-Serial\\_DS\\_FT230X.pdf](http://mil.ufl.edu/4744/docs/FTDI_USB-Serial_DS_FT230X.pdf)
- Some **old versions** of  $\mu$ PAD used this bridge chip
  - >Our  $\mu$ PAD has the converter **within** the EDBG device, **not** shown on the schematics (proprietary)


University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

55

55




# EEL4744 USB to UART Bridge: FTDI



University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

56

56



EEL 4744C:  $\mu$ P Apps

# EEL4744

## UART to USB

### on our $\mu$ PAD

See doc8385, Table 33-3  
See also Tables 33-4 – 33-7


PD0	25			
PD1	26			
PD2	27	EDBG_USART_CDC_TX	USB Communication	PortD_RxD0
PD3	28	EDBG_USART_CDC_RX	USB Communication	PortD_TxD0
PD4	29	RED_PWM		
PD5	30	GREEN_PWM		
PD6	31	BLUE_PWM		
PD7	32	STATUS		

**EBDG**  
Device (hidden)

EBDG_USART_CDC_TX	UART_RX	USB_D-	HSUSB_D_N
EBDG_USART_CDC_RX	UART_TX	USB_D+	HSUSBD_P


See uPAD\_v2.0\_schematic

**USB (type B)**  
Connector



University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

57



EEL 4744C:  $\mu$ P Apps


# EEL4744

## I2C (I<sup>2</sup>C)

- **I<sup>2</sup>C**: pronounced I-squared C
- **I2C**: pronounced I-two-C
- The name stands for **Inter-Integrated Circuit**
  - > I2C was originally made for intra-board and board to board communication with short wires
- I2C is a serial two-wire interface to connect **low-speed** devices; examples include
  - > Microcontrollers, EEPROMs, ADCs, DACs
  - > Real-time clocks, NVRAM, LCDs
- Invented by Philips

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

58




EEL4744C: j1P Apps

## EEL4744

## I2C (I<sup>2</sup>C)

Can have more than one master


- Slaves all need unique addresses
  - > Can have up to 127 slaves (or 1023)
- Master generates the clock and starts communication with slaves
- Slaves responds when **addressed** by the master
- I2C uses 8-bit data
- SCL = Serial Clock; SDA = Serial Data



University of Florida, © Drs. Schwartz & Arroyo

59

59




EEL4744C: j1P Apps

## EEL4744

## EIA-485 (RS-485)


- 2-wire serial connection (for half-duplex)
  - > Can use 4-wire serial for full-duplex
  - > Uses a differential balanced line over a twisted pair (like EIA-422)
  - > It can span 4000 feet @ 100 kbit/s; 30ft @ 5Mbit/s
  - > Two pins
    - **A** = '-' = TxD-/RxD- = **inverting** pin which is **negative (compared to B)** when the line is idle (i.e., data is 1).
    - **B** = '+' = TxD+/RxD+ = **non-inverting** pin which is **positive (compared to A)** when the line is idle (i.e., data is 1).



University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

60






60



EEL 4744C: jIP Apps

# Bluetooth


- Serial wireless standard for sending data over short distances
  - > Originally made as an alternative to RS-232 cables
  - > 79 Bluetooth RF channels
  - > Master/Slave, but can change to masters
  - > Every device has a 48-bit address
    - Approximately 281 trillion =  $281 \times 10^{12}$
  - > Generally low power
  - > Packet-based



University of Florida, EEL 4744 – File 11  
© Drs. Schwartz & Arroyo

61

61




EEL 4744C: jIP Apps

# EEL4744

# Bluetooth

- Range typically less than 10 m
- Bluetooth 5.0 range up to 400 m
- Harold “Bluetooth” Gormsson was a king of Denmark and Norway over 1100 years ago
  - > He united Scandinavia, like Bluetooth unites devices

Get a little history about Harold at <https://youtu.be/VdmQp9M9jUo>




University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

62

62







## EEL4744 Ethernet (IEEE 802.3)

- 10BASE-T: 10 Mbit/s
  - > Uses RJ-45 connectors with twisted-pair cables
  - > Maximum length 100m
- 100 BASE-T: 100 Mbit/s (IEEE 802.3u)
  - > 100-BASE-TX: two pairs of CAT-5 twisted-pair wires
  - > 100-BASE-T4: four pairs of normal twisted-pair wires (CAT-5)
  - > 100-BASE-FX: fiber optic cables
- 100BASE-T (Gigabit Ethernet): 1 Gbit/s
- 10GigE: 10Gbit/s (Cat 7); 100 GigaBit: 100Gbit/s


8P8C plug used with 10BASE-T




Cat 5 cable used with 100 BASE-T



Cat 7 cable used with 10GigE






Braided Shield  
Overall Jacket  
Foil Shield  
Twisted Pair

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

63




## EEL4744 Wi-Fi (IEEE 802.11)

- Wireless serial communication
  - > Uses in the 2.4GHz band (which is also used in cordless telephones) or 5GHz band
  - > 802.11b (2.4GHz) [11 Mbit/s max data rate]
    - 120 ft indoors 300 ft outdoors (with normal antenna)
  - > 802.11g (2.4GHz) [54 Mbit/s max]
    - 120 ft indoors, 300 ft outdoors (with normal antenna)
  - > 802.11n (2.4GH, 5GHz band) [248 Mbit/s max]
    - 230 ft indoors 820 ft outdoors (with normal antenna)
  - > 802.11ac (2.4GH, 5GHz band) [depends on # antennas]
    - Up to 1300 Mbit/s on 5GHz and 450 Mbit/s on 2.4GHz
    - The **effective** range is best by far
  - > More have come in the last few years ... getting better all the time!

University of Florida, EEL 4744 – File 12 © Drs. Schwartz & Arroyo

64





EEL4744


## SPI: Synchronous Serial

- Lab 5: SCI in Assembly language
- Lab 6: C language going forward:
  - >Redo Lab 5 SCI in C
  - >Use SPI to talk to an IMU (inertial measurement unit)

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

65

65



EEL4744

# *The End!*

University of Florida, EEL 4744 – File 12  
© Drs. Schwartz & Arroyo

66

66